

Fully digital and Adaptive External Delay Control Circuit for MV – HEVC

Sang-Un Park¹, Wei Liu², Soon-Yong Kwon³, Yong-Beom Cho* Department of Electronics Engineering, Konkuk University E-mail : kos8108@konkuk.ac.kr, liuwei1108@konkuk.ac.kr, famItIjm@konkuk.ac.kr, ybcho@konkuk.ac.kr

ABSTRACT

• This study proposed a system that uses more than Mb size





• In the decoding process, there are

memory even in very small environment such as MV-HEVC. Instead of using memory inside the chip, it uses external memory, especially memory such as DDR1, which can operate at low speeds. IO is not specially designed for memory use, but to allow memory access using GPIO. Low power delay is implemented to control skew between data and memory control that can operate at low speed. The implementation of the algorithm made the chip through **the Samsung 65nm foundry process.**

BACKGROUND

MV - HEVC



• MV HEVC is a videio coding technique using Multiview. As shown in Figure 1, MV HEVC has multiple sequences of information unlike HEVC, so it is not only necessary to estimate motion of the time axis, but also essential to estimating the motion of the space axis

🖼 💽 CE2	0 -> 1	
🚟 💽 cz_n	1 -> 0	Λ
📰 🛃 CLK	0 -> 1	
🚾 🔂 IN	1	
996 D 10_EN	1	16
🖼 🖬 LS_N	0	
📰 🛃 MODE [1:0]	0	3
📰 🖪 oz_n	1	
🚟 🛃 RSTN	x	
N_BU 🖬 🖼	0	
N_3V 🔝 🖼	1	
W STATE_VIEV[180:1]	_HIGH	

Fig. 3. Memory Read & Write Simulation

Delay Cell

RESULT

Table 1 Delay Cell Size				
Unit↩	Synthesis⇔	Place & Route⇔		
Unit Delay cell∉	10.24 um² ^{,,}	13.312 um²↩		
Memory Control↩	276.48 um²↩	365.23 um²↩		
Delay Control↩	792.32 um ²↩	117.1712 um²⇔		

Table 2 compare delay step⇔

This work↩	This Work∈	[4]
Process↩	65 nm [←]	130 nm↩ 🧠
Period⇔	200 <u>ps</u> ↩	340 <u>ps</u> ⇔

many limitations of capacity to perform computations using internal memory. Therefore, external memory was used to solve this problem and the **SRAM controller** was designed to control it.

• Table 1 shows the composite size of the delay cell and the p & r size of the actual chip. The unit delay cell is the size of the cell used for the two inverters and mux. The memory controller is the sum of the sizes of some flip-flops and debugging operations inside. Delay control includes logic to add and subtract blocks and other delays that determine the edge.



• When the image data enters the bit-stream, it is processed through the entropy Decoder and then buffered again before processing IDCT, Motion Composition. The image data processed in such a way is eventually restored via Deblocking and SAO. High capacity memory is essential for intermediate storage of image data here.

Fig. 1 Motion estimation of MV – HEVC

Delay Control Unit



Fig. 4. Delay Cell Table

Interface Control Block



Fig. 5.1. & 5.2. Simulation of Delay Cell



Fig. 5.3.Wave of I2C

• Figure 5.1 shows that the signals to be of the same timing are in different states before the delay cell is applied. The difference between the fastest and slowest signals is about 40 ns, which means that if the operating frequency is 25Mhz, it is pushed out by one clock. Therefore, to address this, it is necessary to properly control the 128 steps of the delay cell with I2C to arrange the same timing as shown in Figure 5.2.





Fig. 2 Interface Control Block Diagram

- **Delay cell** was added as shown in Figure to solve the timing violation, which can occur even in the same data input in real chip operation. This can be controlled using a total of 128 layers and adjusted up to 40 ns.
- In this Chip, **I2C Slave** were designed inside simultaneously to control registers that required initial setting and monitor the condition of the chip according to the situation.

ACKNOWLEDGE

 The chip fabrication was supported by the IC Design Education Center(IDEC), Korea. This work was supported by Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government(MSIT)



- - Fig. 6. chip
- HEVC is widely used in mobile and other industries. In particular, demand for MV-HEVCs is increasing on mobile platforms. However, MV-HEVC, implemented in standard C++, is not suitable for mobile platforms and needs to be implemented with hardware. so we used HLS to implement it as hardware, then expanded to ASIC.
- Initial functions required during MV-HEVC checks were controlled using i2c, which resulted in significant pin reduction. It also facilitated control of various blocks of detail, such as delay cell control, MUX, and external setting.